Home Site Map Contact
News Technology Development Tools Certification Literature Support Organization Products
Introduction to Sercos interface
Advantages
Applications Types
Sercos III
Introduction
General Architecture
Features
Sercos III Profiles
Performance
Additional Resources
Sercos I and II
Sercos Standardization
  Communications Hardware
Easy Slave
  Open Source Software
  Conformance Test Software
  Plug Fests
FDT Profile
Planning and Installation Guide
Additional Products and Resources


Easy Slave


The Sercos EasySlave is an FPGA-based single-chip controller, enabling inexpensive development of simple Sercos III slave devices such as I/O. I/O applications are synchronized in the Sercos cycle. An IP core is provided as a netlist for the Xilinx Spartan-6 FPGA family. The IP core contains all the functions of a Sercos slave connection, including the associated software library for I/O devices (e.g., analog inputs, encoders). The user can add IP cores for I/O from Xilinx and his own application code and can integrate the controller into his own board. A reference design is available.

Technical support for the EasySlave is provided by Steinbeis Transfer Center for Systems Technology (TZS) in Esslingen, Germany. TZS offers an EasySlave evaluation kit to facilitate a quick and easy introduction to Sercos slave development. The evaluation kit includes a development board based on a Xilinx Spartan-6 XC6SLX9 FPGA and can be extended using plug-in modules. The evaluation kit includes all other required material and documents (Ethernet cable, power supply, and documentation). Steinbeis-TZS can provide assistance in the integration and commissioning of EasySlave.

Features and Specifications for EasySlave FPGA-based Single-Chip Controller 

  • FPGA-based single chip controller containing a reduced Sercos slave IP core
  • Target devices: analog/digital I/Os, simple sensors and actuators
  • FPGA-internal RAM for Sercos stack, application and data
  • Realtime channel with max. 32 bytes output and max. 32 bytes input data (1 input and 1 output connection)
  • Supported cycle times down to 31,25 µs 
  • Synchronization of application to Sercos cycle
  • Parameterization over service channel
  • Service channel with hardware support
  • IP channel for ARP, Ping and firmware update over TFTP
  • Design currently targeted to Xilinx Spartan-6 FPGA series
  • FPGA reference design (Xilinx EDK V12.3) and Software-API (Xilinx MicroBlaze / gcc) available

Various EasySlave licensing models are available from Sercos international, with Sercos member companies offered special prices. In addition, a license-free IP core version (loaded with a bitstream IP core) with a limited functionality is available, under the product name EasySlave-IO.  Next >>